


3SMB

REV2



BOARD NAME :	SPARTAN 3 MB BOARD
BOARD PART NUMBER :	DS-BD-3SxxxxMB-FG676
BOARD REVISION :	2

VOLTAGE



INPUT JACK

REGULATION




LED

SUPERVISOR





**VIN
(5V)**









3.3V







2.5V










SYSTEM ACE MODULE

-  FPGA CLOCK INPUT FROM CAN
-  FPGA CLOCK INPUT FROM SAM
-  SAM CLOCK INPUT FROM CAN
-  FPGA & SAM CLOCK INPUTs FROM CAN



SEVEN SEGMENT DISPLAYS



P160 #1



P160 #2



3S1500 & 3S2000 ONLY

10	9	8	7	6	5	4	3	2	1	
REV A		REV 1			REV 1.1			REV 2		
CHANGED USB FROM TI TO CYGNAL			CHANGED R107 PART NUMBER			REVERSED R27 & R29 VALUES				
ADDED ASSEMBLY NOTES			CHANGED C278 & C291 TO 0.047uF Y5R			MADE ALL P160 SIGNAL NAMES TWO DIGITS				
CHANGED CLOCK CAN FROM 100MHz TO 75MHz			CHANGED 7-SEG DISPLAY PART NUMBER			CORRECTED PIN COUNT DOCUMENTATION ON FPGA BLOCKS				
CORRECTED VOLTAGE ON DCI RESISTOR ON BANK 3			CHANGED 7-SEG RESISTORS FROM 100 TO 1.15k			CHANGED DDR PART NUMBER TO MICRON				
MOVED THREE ETHERNET SIGNALS FROM BANK3 TO BANK4			ADDED INDUCTOR NOTES			CHANGED JTAG CHAIN FROM 2.5V TO 3.3V				
ADDED FLASH BYTE AND VPP SIGNALS						CHANGED SECOND PROM FROM 04 TO 01				
MOVED SSD SIGNALS TO BANK4 1000 PINS						CHANGED CASCADE ORDER OF PROMs				
ADDED PIEZO						REASSIGNED GCLK PINS TO JX1				
REPLACED 3.3V CIRCUIT WITH TPS40k						ADDED CCLK CONNECTION				
REPLACED 2.5V CIRCUIT WITH TPS40k						REASSIGNED DDR SIGNALS AT FPGA				
CHANGED INDUCTOR AND FET IN 1.2V CIRCUIT										
ADJUSTED 1.2V RAIL FROM 1.35V TO 1.2V										
CHANGED 1.25V REGULATOR FROM TPS79101 TO TPS73101										
COMBINED TWO TLC SUPERVISORS INTO ONE TPS3806										
CHANGED POWER SEQUENCING TO 2.5V, 1.2V, 3.3V										
ADDED PULL-UPS TO VOLTAGE DISABLE JUMPERS										
REMOVED ONE DDR DEVICE (UPPER)										
CHANGED DDR PART NUMBER TO INFINEON										
REASSIGNED DDR SIGNALS										
MOVED DDR CLOCK FEEDBACK OUTPUT FROM BANK5 TO BANK4										

