




# UC Davis ECE MSEE Thesis

## Measurement Board Block Diagram




### Spectrum Analyzer Spectra Analysis


1A Spectrum at Output of Analog Anti-Alias Filter





1B Spectrum at Output of ADC



1C Spectrum at Output of Digital Anti-Alias Filter



1D Spectrum at Output of 2-to-1 Down Sampler





A

INDEX

SHEET/BLOCK	DESCRIPTION
1	TITLE PAGE/BLOCK DIAGRAM
2	SCHEMATIC DESIGN SHEET/BLOCK INDEX
3	SCHEMATIC DESIGN SHEET/BLOCK INDEX
4	NOTES AND REFERENCES
5	POWER GENERATION BLOCK DIAGRAM
6 6A 6B 6C 6D 6E 6F 6G 6H	MAIN POWER INPUT AND FAN CONTROL + 12V SUPPLY INPUT + 12V FILTERING + 12V ANALOG AND DIGITAL FILTERING GROUND TEST POINTS FPGA FAN INSTRUMENT FAN # 1 CONTROL REACH DISPLAY POWER INSTRUMENT FAN # 2 CONTROL
7 7A 7B 7C 7D 7E 7F 7G 7H 7I 7J 7K 7L 7M 7N	XILINX FPGA DIGITAL SUPPLY REGULATION AND SEQUENCING DIGITAL SUPPLY SEQUENCERS POWER LEDS GROUND TEST POINTS PTH08T220WAZ DISABLE + 5V DIGITAL SUPPLY REGULATION + 3.3V DIGITAL POWER SUPPLY + 1.2V DIGITAL POWER SUPPLY + 2.5V DIGITAL POWER SUPPLY + 1.8V DIGITAL POWER SUPPLY DDR2/QDR-II VTT/VREF GENERATION + 1.0V DIGITAL POWER SUPPLY SYNC GENERATION CPLD CPLD JTAG CONFIGURATION 10MHZ REFERENCE LVDS TO LVTTL
8 8A 8B 8C 8D 8E 8F	ASAP DIGITAL POWER REGULATION AND SEQUENCING DIGITAL SUPPLY SEQUENCER # 1 + 1.3V DIGITAL POWER SUPPLY DIGITAL SUPPLY SEQUENCER # 2 + 1.0V DIGITAL POWER SUPPLY POWER LEDS GROUND TEST POINTS
9 9A 9B 9C 9D 9E 9F 9G 9H 9I 9J 9K 9L 9M 9N	ANALOG POWER REGULATION - PART 1 OF 2 + 5.5V ANALOG SUPPLY REGULATION POWER LEDS + 5.5V FILTER + 3.3V AIF ANALOG SUPPLY REGULATION + 5.5V FILTER + 3.3V AIF ANALOG SUPPLY REGULATION + 5.5V FILTER + 3.3V SIGNAL SOURCE ANALOG SUPPLY REGULATION + 5.5V FILTER + 3.3V CLOCK DIVIDER ANALOG SUPPLY REGULATION + 5.5V FILTER + 3.3V CLOCK ANALOG SUPPLY REGULATION + 5.5V FILTER + 5.2V ANALOG SUPPLY REGULATION

SHEET/BLOCK	DESCRIPTION
10 10A 10B 10C 10D 10E 10F 10G	ANALOG POWER REGULATION - PART 2 OF 2 + 12V ANALOG + 2.5V ANALOG SUPPLY REGULATION + 1.8V ANALOG SUPPLY REGULATION -6V ANALOG SUPPLY REGULATION -5.2V ANALOG SUPPLY REGULATION + 8V ANALOG SUPPLY REGULATION POWER LEDS
11 11A 11B 11C 11D	10MHZ REFERENCE CLOCK GENERATION 10MHZ REFERENCE CLOCK GENERATION CML-LVDS TRANSLATOR LVDS 1:2 FAN OUT 10MHZ OUTPUT BUFFER
12 12A 12B 12C 12D 12E	HIGH-SPEED CLOCK GENERATION AD9516 LVPECL POWER SUPPLY AND DECOUPLING 10MHZ REFERENCE CLOCK BUFFER AD9516 HIGH-SPEED CLOCK GENERATION PLL AD9516 LVPECL CLOCK TERMINATIONS AD9516 MAIN POWER SUPPLY DECOUPLING
13	CONTROL FPGA DIGITAL DESIGN
14 14A 14B 14C	XILINX SPARTAN-3A CONTROL FPGA CONFIGURATION CONFIGURATION SPI FLASH PROM/JTAG INTERFACE SPARTAN-3A FPGA CONFIG MODE SPARTAN-3A FPGA SPI MODE
15 15B 15C	XILINX SPARTAN-3A CONTROL FPGA I/O 100MHZ DIGITAL CLOCK VREF DECOUPLING CAPACITORS
16	XILINX SPARTAN-3A CONTROL FPGA POWER SUPPLIES
17 17A 17B 17C 17D 17E 17F 17G 17H 17I 17J 17K	XILINX SPARTAN-3A CONTROL FPGA PERIPHERALS HW and Slot ID DDR SDRAM REACH DISPLAY INTERFACE PUSH-BUTTONS DEBUG LEDS MICROSD CARD (2GB) RESET CIRCUIT USB TYPE-B PERIPHERAL USER INTERFACE BOARD USB-TO-RS-232 DEBUG INTERFACE LOGIC ANALYZER HEADER
18 18A 18B 18C	DDR SDRAM ADDRESS AND CONTROL TERMINATIONS DDR SDRAM CONTROL TERMINATIONS DDR SDRAM ADDRESS TERMINATIONS VTT TERMINATION DECOUPLING CAPACITORS
19	DDR SDRAM DATA TERMINATIONS
20 20A 20B 20C 20D 20E 20F	DIGITAL TEMPERATURE SENSORS TEMP SENSOR 1A TEMP SENSOR 1B TEMP SENSOR 1C TEMP SENSOR 2A TEMP SENSOR 2B TEMP SENSOR 2C
21	DATA PATH FPGA DIGITAL DESIGN



A

INDEX

SHEET/BLOCK	DESCRIPTION
22	XILINX VIRTEX-5 SX50T CONFIGURATION
22B	VIRTEX-5 SX50T CCLK
22C	SYSTEM MONITOR PRECISION REFERENCE
22D	VIRTEX-5 SX50T FPGA CONFIGURATION MODE
22E	VIRTEX-5 SX50T FPGA SPI MODE
23	XILINX VIRTEX-5 SX50T I/O
23B	DDR2/QDR-II REFERENCE
24	XILINX VIRTEX-5 SX50T I/O
25	XILINX VIRTEX-5 SX50T MGT I/O AND POWER INPUTS
26	XILINX VIRTEX-5 SX50T CORE, I/O, & AUXILIARY POWER INPUTS
27	DDR2 SDRAM SODIMM - MT16HTF25664H (2GB)
27B	DDR2 TERMINATION/POWER INPUTS
27C	DDR2 TERMINATION DECOUPLING
27D	DDR2 TERMINATIONS
28	QDR-II SRAM - ADDRESS, DATA, CONTROL
28A	QDR-II SRAM READ/WRITE DATA
28B	QDR-II SRAM ADDRESS
29	QDR-II SRAM - POWER AND TERMINATIONS
29A	QDR-II SRAM DECOUPLING
29B	QDR-II SRAM TERMINATION DECOUPLING
29C	QDR-II SRAM WRITE DATA, ADDRESS TERMINATIONS
29D	QDR-II TERMINATION/POWER INPUTS
30	XILINX VIRTEX-5 SX50T FPGA PERIPHERALS
30A	PUSH-BUTTONS
30B	DEBUG LEDS
30C	USB TYPE-B PERIPHERAL (BACK-UP)
30D	USB-TO-RS-232 DEBUG INTERFACE
30E	100MHZ DIGITAL CLOCK
30F	MICROSD CARD (2GB)
30G	LOGIC ANALYZER HEADER
31	SPECTRUM ANALYZER IF AND SIGNAL SOURCE BLOCK DIAGRAMS
32	SPECTRUM ANALYZER IF ESTIMATED PERFORMANCE
33	SPECTRUM ANALYZER IF
33A	3DB PAD
33B	LNA (+ 14DBM)
33C	1DB PAD
33D	ANTI-ALIAS FILTER
33E	1DB PAD
33F	PRE-AMPLIFIER (+ 6DBM)
33G	HIGH-SPEED ADC (12-BIT, 500MS/S)
33H	HIGH-SPEED ADC DECOUPLING

SHEET/BLOCK	DESCRIPTION
34	SIGNAL SOURCE
34A	HIGH-SPEED DAC (16-BITS, 1GS/S)
34B	OUTPUT STAGE
34C	ANTI-IMAGE FILTER
34D	AMPLIFIER
34E	3DB PAD
34F	SIGNAL SOURCE OUTPUT
34G	DAC5682 DECOUPLING
34H	OPA695 DECOUPLING
35	TRIGGER INPUT/OUTPUT AND AUXILIARY INPUT
35A	TRIGGER INPUT BUFFER
35B	TRIGGER OUTPUT BUFFER
35C	+ 5.5V FILTER
35D	+ 2.5V TRIGGER ANALOG SUPPLY REGULATION
35E	AUXILIARY INPUT
36	ASAPV2 #1 DATA IN/OUT, CONFIG, ANALOG, TEST
36A	ASAP CONFIG LEVEL TRANSLATE
36B	ASAP MAIN DATA INPUT AND OUTPUT
36C	ASAP CONFIGURATION AND TEST PORT
36D	ASAP ANALOG AND MISCELLANEOUS I/O
37	AGILENT 16902A LOGIC ANALYZER SOFT-TOUCH CONNECTOR
37A	SOFT-TOUCH SINGLE-ENDED PROBE (E5390A)
38	ASAPV2 #1 POWER SUPPLY INPUTS
39	ASAPV2 #1 POWER SUPPLY DECOUPLING
40	ASAPV2 #2 DATA IN/OUT, CONFIG, ANALOG, TEST
40A	ASAP CONFIG LEVEL TRANSLATE
40B	ASAP MAIN DATA INPUT AND OUTPUT
40C	ASAP CONFIGURATION AND TEST PORT
40D	ASAP ANALOG AND MISCELLANEOUS I/O
41	AGILENT 16902A LOGIC ANALYZER SOFT-TOUCH CONNECTOR
41A	SOFT-TOUCH SINGLE-ENDED PROBE (E5390A)
42	ASAPV2 #2 POWER SUPPLY INPUTS
43	ASAPV2 #2 POWER SUPPLY DECOUPLING



# Notes and References

## Data Sheets and User Guides:

### Xilinx Virtex-5 SX50T:

- 1. Data Sheet: [http://www.xilinx.com/support/documentation/data\\_sheets/ds100.pdf](http://www.xilinx.com/support/documentation/data_sheets/ds100.pdf)
- 2. DC and Switching: [http://www.xilinx.com/support/documentation/data\\_sheets/ds202.pdf](http://www.xilinx.com/support/documentation/data_sheets/ds202.pdf)
- 3. User Guide: [http://www.xilinx.com/support/documentation/user\\_guides/ug190.pdf](http://www.xilinx.com/support/documentation/user_guides/ug190.pdf)
- 4. Packaging and Pinout: [http://www.xilinx.com/support/documentation/user\\_guides/ug195.pdf](http://www.xilinx.com/support/documentation/user_guides/ug195.pdf)
- 5. Configuration Guide: [http://www.xilinx.com/support/documentation/user\\_guides/ug191.pdf](http://www.xilinx.com/support/documentation/user_guides/ug191.pdf)
- 6. Rocket I/O GTP Guide: [http://www.xilinx.com/support/documentation/user\\_guides/ug196.pdf](http://www.xilinx.com/support/documentation/user_guides/ug196.pdf)
- 7. PCB Designer's Guide: [http://www.xilinx.com/support/documentation/user\\_guides/ug203.pdf](http://www.xilinx.com/support/documentation/user_guides/ug203.pdf)
- 8. System Monitor Guide: [http://www.xilinx.com/support/documentation/user\\_guides/ug192.pdf](http://www.xilinx.com/support/documentation/user_guides/ug192.pdf)

### Xilinx Spartan-3A XC3S1400A:

- 1. Data Sheet: [http://www.xilinx.com/support/documentation/data\\_sheets/ds529.pdf](http://www.xilinx.com/support/documentation/data_sheets/ds529.pdf)
- 2. User Guide: [http://www.xilinx.com/support/documentation/user\\_guides/ug331.pdf](http://www.xilinx.com/support/documentation/user_guides/ug331.pdf)
- 3. Configuration Guide: [http://www.xilinx.com/support/documentation/user\\_guides/ug332.pdf](http://www.xilinx.com/support/documentation/user_guides/ug332.pdf)

### Samsung QDR-II SRAM:

- 1. K7R323684C-EC250 Data Sheet: [http://www.samsung.com/global/system/business/semiconductor/product/2007/7/30/948789ds\\_k7r32xx84c\\_rev11.pdf](http://www.samsung.com/global/system/business/semiconductor/product/2007/7/30/948789ds_k7r32xx84c_rev11.pdf)

### TI ADS5463 12-bit, 500MS/s:

- 1. ADS5463 Data Sheet: <http://focus.ti.com/lit/ds/symlink/ads5463.pdf>

### TI DAC5682Z 16-bit, 1GS/s:

- 1. DAC5682Z Data Sheet: <http://focus.ti.com/lit/ds/symlink/dac5682z.pdf>

### TI High-Speed Op-Amps: THS4302, THS4509, OPA695

- 1. THS4302 Data Sheet: <http://focus.ti.com/lit/ds/symlink/ths4302.pdf>
- 2. THS4509 Data Sheet: <http://focus.ti.com/lit/ds/symlink/ths4509.pdf>
- 3. OPA695 Data Sheet: <http://focus.ti.com/lit/ds/symlink/opa695.pdf>

### TI Power Supply Regulators:

- 1. PTH08T220WAZ Data Sheet: <http://focus.ti.com/lit/ds/symlink/pth08t220w.pdf>
- 2. PTH08T260WAZ Data Sheet: <http://focus.ti.com/lit/ds/symlink/pth08t260w.pdf>
- 3. PTH12050YAZ Data Sheet: <http://focus.ti.com/lit/ds/symlink/pth12050y.pdf>
- 4. TPS79601 Data Sheet: <http://focus.ti.com/lit/ds/symlink/tps79601.pdf>
- 5. TPS74201 Data Sheet: <http://focus.ti.com/lit/ds/symlink/tps74201.pdf>
- 6. TPS73701 Data Sheet: <http://focus.ti.com/lit/ds/symlink/tps73701.pdf>
- 7. LP2951D Data Sheet: <http://focus.ti.com/lit/ds/symlink/lp2951.pdf>
- 8. TPS72301 Data Sheet: <http://focus.ti.com/lit/ds/symlink/tps72301.pdf>
- 9. TL7733BCD Data Sheet: <http://focus.ti.com/lit/ds/symlink/tl7733b.pdf>
- 10. TPS3808G25 Data Sheet: <http://focus.ti.com/lit/ds/symlink/tps3808g25.pdf>

### TI Fan Controllers

- 1. AMC6821 Data Sheet: <http://focus.ti.com/lit/ds/symlink/amc6821.pdf>



### Micron DDR2 SDRAM SODIMM:

- 1. MT16HTF25664HY-667E1 Data Sheet: [http://download.micron.com/pdf/datasheets/modules/ddr2/HTF16C128\\_256x64H.pdf](http://download.micron.com/pdf/datasheets/modules/ddr2/HTF16C128_256x64H.pdf)

### Analog Devices Clock PLL IC:

- 1. AD9516-3 Data Sheet: [http://www.analog.com/UploadedFiles/Data\\_Sheets/AD9516\\_3.pdf](http://www.analog.com/UploadedFiles/Data_Sheets/AD9516_3.pdf)



[illegible][illegible]

This diagram illustrates the power generation and sequencing for a VLSI computation lab, divided into three main functional blocks: Power Generation, Digital Power Supply Sequencing, and Measurement Board Analog/Digital Power Supplies.

### Power Generation Block Diagram

The Power Generation section details the conversion of a 12VDC input into various regulated voltages. It includes:

- Input Supply Conditioning:** A 125W 12VDC power supply feeds into a conditioning stage (P12V\_IN, P12VF) with a maximum current of 6.25A. Total power usage is 75W.
- Sync Gen:** A 10MHz reference is used to generate a 312.5kHz sync signal (PTH08Txxx) for the XC9572XL-10VQG44C CPLD.
- DC/DC Converters:** Multiple Texas Instruments converters are used to step down the input voltage:
  - PTH08T220WAZ (I<sub>max</sub> = 1.3A) to P12VFA (I<sub>max</sub> = 2.4A).
  - PTH08T260WAZ (I<sub>max</sub> = 4.95A) to P12VFD.
  - PTH08T220WAZ (I<sub>max</sub> = 1.05A) to P5VDF.
  - PTH08T220WAZ (I<sub>max</sub> = 1.24A) to P3V3DF.
  - PTH08T220WAZ (I<sub>max</sub> = 6A) to P2V5DF.
  - PTH08T220WAZ (I<sub>max</sub> = 8A) to P1V8DF.
  - PTH08T220WAZ (I<sub>max</sub> = 4A) to P1V0DF.
  - PTH08T220WAZ (I<sub>max</sub> = 2A) to P2V5DF\_AsAP.
  - PTH08T220WAZ (I<sub>max</sub> = 9A) to P1V3DF\_AsAP.
  - PTH08T220WAZ (I<sub>max</sub> = 5A) to P1V0DF\_AsAP.
- Low Drop-Out (LDO) Regulators:** TPS79601, TPS73701, TPS74201, and TPS3808G25 are used to provide precise, low-noise voltage rails (P5V2AF, P3V3AF\_AIF, P3V3DF\_AIF, P3V3AF\_SS, P3V3AF\_CLK, P3V3AF\_CLKDIV, P2V5AF\_TRIG, P1V8AF\_SS, N5V2AF\_SS, P2V5DF, P1V8DF, P1V0DF, P2V5DF\_AsAP, P1V3DF\_AsAP, P1V0DF\_AsAP).
- Other Components:** A Zener Diode (MMS25231BT1G) is used for voltage reference, and a 5.1V Zener Diode is used for protection.

### Digital Power Supply Sequencing

The Digital Power Supply Sequencing block shows the timing of voltage ramps for various power rails. The graph plots Voltage (0V to 12V) against Time, illustrating the sequential ramping of the 12V, 5V, 3.3V, 2.5V, 1.8V, 1.3V, 1.2V, 1.0V, and 0.9V rails to ensure proper system initialization.

### Measurement Board Analog Power Supplies

This section details the power supplies for the measurement board, including:




- TPS79601:** I<sub>max</sub> = 1A (P5V2AF).
- TPS73701:** I<sub>max</sub> = 500mA (P3V3AF\_AIF), I<sub>max</sub> = 100mA (P3V3DF\_AIF), I<sub>max</sub> = 500mA (P3V3AF\_SS), I<sub>max</sub> = 600mA (P3V3AF\_CLK), I<sub>max</sub> = 600mA (P3V3AF\_CLKDIV), I<sub>max</sub> = 80mA (P2V5AF\_TRIG).
- TPS73701:** I<sub>max</sub> = 1A (P1V8AF\_SS).
- TPS72301:** I<sub>max</sub> = 150mA (N5V2AF\_SS).

### Measurement Board Digital Power Supplies

This section details the power supplies for the measurement board, including:

- TPS74201:** I<sub>max</sub> = 250mA (P1V2DF).
- TPS3808G25:** I<sub>max</sub> = 4A (P1V0DF).
- TPS74201:** I<sub>max</sub> = 200uA (P2V5\_REF).


\*\*\* AsAP Digital Power Supplies \*\*\*






# MAIN POWER INPUT AND FAN CONTROL


## A + 12V SUPPLY INPUT




## B + 12V Filtering




## C + 12V Analog and Digital Filtering



## D GROUND Tst Pts




## E FPGA Fan




Place on perimeter of FPGA.


## F Instrument Fan # 1 Control



## G Reach Display PWR



## H Instrument Fan #2 Control






## 5


Digital Power Supply Sequence Order:

1. +12V Input
2. +3.3V
3. +2.5V, +1.8V, +1.2V, +1V, DDR VTT/VREF



Place the resistor as close to the regulator as possible.  
Connect the resistor directly between pins 8 and 4  
using dedicated PCB traces.



3.3V Rset = 1.21 kOhm, PTH08T220W, Vout = 3.303636 V




PLACE LEDs NEAR EDGE OF BOARD  
Green LED (LNJ308G8LRA):  
 $R_{LED} = (VCC - V_F) / I_F$   
 $V_F = 1.9V$   $I_F = 5mA$

Place the resistor as close to the regulator as possible.  
Connect the resistor directly between pins 8 and 4 using dedicated PCB traces.

1.8V Rset = 4.75 kOhm, PTH08T220W, Vout = 1.806505 V



### Load Jumper to Disable DC/DC Converters

[illegible]

5.0V Rset = 165 Ohm, PTH08T260W, Vout = 5.01 V

Place the resistor as close to the regulator as possible.  
Connect the resistor directly between pins 7 and 3  
using dedicated PCB traces.

[illegible]

Place the resistor as close to the regulator as possible.  
Connect the resistor directly between pins 8 and 4  
using dedicated PCB traces.

1.0V Rset = 20.0kOhm, PTH08T220W, Vout = 1.011979 V




# AsAP Digital Power Regulation and Sequencing


Digital Power Supply Sequence Order:

1. +12V Input
2. +3.3V
3. +2.5V
4. +1.3V, +1V

## A Digital Supply Sequencer #1



C) Digital Supply Sequencer #2




## E POWER LEDs

PLACE LEDs NEAR EDGE OF BOARD


Green LED (LNJ308G8LRA):

$$R_{LED} = (V_{CC} - V_F) / I_F$$


VF = 1.9V IF = 5mA



B) + 1.3V Digital Power Supply




D) + 1.0V Digital Power Supply



F GROUND Tst Pts

Spread out over board




Title:		ASAP DIGITAL POWER REGULATION AND SEQUENCING			
File:		MEAS_MAIN_BOARD			
Created by:		JEREMY W. WEBB		Date: 6-20-2008_16:40	
Modified by:				Date:	
PCB NO: 342		Size: D	Sheet 8 of 43		REV: 001




# Analog Power Regulation - Part 1 of 2

## A + 5.5V Analog Supply Regulation

5.5V Rset = 100 Ohm, PTH08T220W, Vout = 5.498027315 V



## B POWER LEDs



## C + 5.5V Filter

DCR: 21.8mOhm  
Isat: 9.36A  
Shielded

## E + 5.5V Filter

DCR: 21.8mOhm  
Isat: 9.36A  
Shielded

## G + 5.5V Filter

DCR: 21.8mOhm  
Isat: 9.36A  
Shielded

## I + 5.5V Filter

DCR: 21.8mOhm  
Isat: 9.36A  
Shielded


## K + 5.5V Filter

DCR: 21.8mOhm  
Isat: 9.36A  
Shielded


## M + 5.5V Filter

DCR: 21.8mOhm  
Isat: 9.36A  
Shielded


## D + 3.3V AIF Analog Supply Regulation




## F + 3.3V AIF Digital Supply Regulation




## H + 3.3V Signal Source Analog Supply Regulation



## J + 3.3V Clock Divider Analog Supply Regulation



## L + 3.3V Clock Analog Supply Regulation






# Analog Power Regulation - Part 2 of 2

## A + 12V Analog

P12VFA

## B + 2.5V Analog Supply Regulation



2.5V Rset = 2.32 kOhm, PTH08T260W, Vout = 2.53 V


Place the resistor as close to the regulator as possible.  
Connect the resistor directly between pins 7 and 3  
using dedicated PCB traces.

## C + 1.8V Analog Supply Regulation

DCR: 21.8mOhm  
Isat: 9.36A  
Shielded

R1	R2	Vout
28.7k	56.2k	+ 1.818V

## D -6V Analog Supply Regulation



-6V Rset = 17.3 kOhm, PTN78060A, Vout = -6V


## E -5.2V Analog Supply Regulation

DCR: 21.8mOhm  
Isat: 9.36A  
Shielded


$$V_{out} = -1.186 * (1 + (R1/R2)) = -5.22558788 \text{ V}$$

## F + 8V Analog Supply Regulation

$$V_{out} = 1.235 * (1 + (R1/100k)) = 8.01515 \text{ V}$$
$$\text{Power Dissipation} = (12\text{V} - 8\text{V}) * 60\text{mA} = 240\text{mW}$$




## G POWER LEDs




UC Davis Confidential Copyright © 2008 VLSI Computation Lab

VLSI Computation LAB				
Title: ANALOG POWER REGULATION - PART 2 OF 2				
File: MEAS_MAIN_BOARD				
Created by: JEREMY W. WEBB			Date: 6-20-2008_16:40	
Modified by:			Date:	
PCB NO:	342	Size: D	Sheet 10 of 43	REV: 001







# 10MHz Reference Clock Generation




## A 10 MHz Reference Clock Generation




## B CML-LVDS Translator



## C LVDS 1:2 Fan Out



## D 10MHz Output Buffer



Title: 10MHZ REFERENCE CLOCK GENERATION		Date: 6-20-2008_16:40	
File: MEAS_MAIN_BOARD		Date:	
Created by: JEREMY W. WEBB		Sheet 11 of 43	
Modified by:		REV: 001	
PCB NO: 342	Size: E		



## A AD9516 LVPECL Power Supply Decoupling

11-A2, 11-E5, 12-D1, 12-E1

FPGA_SRAM_CLK_P	12-C3, 12-E5, 22-E1, 22-E3
FPGA_SRAM_CLK_N	12-C3, 12-E5, 22-E1, 22-E3
FPGA_SDRAM_CLK_P	12-C3, 12-E5, 22-E1, 22-E3
FPGA_SDRAM_CLK_N	12-C3, 12-E5, 22-E1, 22-E3
FPGA_IODELAY_CLK_P	12-C3, 12-E5, 22-E1, 22-E3
FPGA_IODELAY_CLK_N	12-C3, 12-E5, 22-D3, 22-E1
	12-C3, 12-E5, 22-D1, 22-D3

■ FPGA\_AD9516\_SDO → 12-E5, 15-C3, 15-D1

FPGA_AD9516_STATUS	12-E5, 15-C3, 15-D1
FPGA_AD9516_REFMON	12-E5, 15-C3, 15-D1
FPGA_AD9516_LD	12-D5, 15-C3, 15-D1

FBMJ2125HS420-T  
(Rated @ 6A)

P3V3A\_CLKDIV

P3V3A\_AD0516

1.10

42 OHM

+3.3V Clock: I = 455mA max

C108 0.1U

C105 0.1U

C106 0.1U

C107 0.1U

C629 0.1UF

C630 0.1UF

C631 0.1UF

C632 0.1UF

C639 0.1UF

C640 0.1UF

C178 0.1U

C179 0.1U

C171 0.1U

C635 0.1UF

C636 0.1UF

C634 0.1UF


C633 0.1UF

C637 0.1UF


C638 0.1UF



Control FPGA Digital Design








# Xilinx Spartan-3A Control FPGA Configuration

## A Configuration SPI Flash PROM / JTAG Interface


Spartan 3A: VCCO\_2 = 3.3V, VCCAUX = 3.3V  
Virtex 5 SX50T: VCCO\_0 = 3.3V, VCCO\_2 = 3.3V



## B Spartan-3A FPGA CONFIG MODE



For more information see Xilinx Spartan 3A Configuration Guide (UG332)

CONFIG MODE	M2	M1	M0	DATA WIDTH	CCLK Direction
Master Serial	0	0	0	1 bit	Output
Master SPI	0	0	1	1 bit	Output
Master BPI-Up	0	1	0	8, 16 bits	Output
RSVD	0	1	1	RSVD	RSVD
RSVD	1	0	0	RSVD	RSVD
JTAG	1	0	1	1 bit	Input (TCK)
Slave Parallel	1	1	0	8, 16, 32 bits	Input
Slave Serial	1	1	1	1 bit	Input



## C Spartan-3A FPGA SPI MODE


VS2	VS1	VS0	READ CMD	HEX CMD CODE
1	1	1	Fast Read	0x0B
1	0	1	Read	0x03
1	1	0	Read Array	0xE8
OTHERS			RESERVED	






\*\*\* INPUTS \*\*\*

Board Reset



USB to RS-232 Interface




Debug Push Buttons




CPU Interface




10MHz Reference Clock




MicroSD Interface




Temp Sensor Col. 1




Temp Sensor Col. 2




DAC5682 Control




AD9516 Control




AMC6821 Fan #1 Control




AMC6821 Fan #2 Control



Data Path FPGA Control




AsAP 1 Config Output




AsAP 2 Config Output




FT245BL USB Interface



Custom Configuration




HW and Slot ID



Reach Display Interface




XC3S1400A-4FG484C




Bank 0 (3.3V): Clock Path FPGA/Logic Analyzer  
Bank 1 (3.3V): SPI Device Interfaces  
Bank 2 (3.3V): SPI Device Interfaces  
Bank 3 (2.5V): uBlaze SDRAM


# Xilinx Spartan-3A Control FPGA I/O



## B 100MHz Digital Clock




## C VREF Decoupling Capacitors



\*\*\* OUTPUTS \*\*\*


DDR SDRAM Interface



Custom Configuration



CPU Interrupts



Logic Analyzer Clk/Data



10MHz Clock Control




USB to RS-232 Interface




Debug LEDs




MicroSD Interface




Temp Sensor Col. 1




Temp Sensor Col. 2




FT245BL USB Interface



DAC5682 Control




AD9516 Control




DDR2 SDRAM SODIMM Control




AMC6821 Fan #1 Control




Data Path FPGA Control



AsAP 1 Config Input



AsAP 2 Config Input



Reach Display Interface




# VLSI Computation LAB

Title:	XILINX SPARTAN-3A CONTROL FPGA I/O		
File:	MEAS_MAIN_BOARD		
Created by:	JEREMY W. WEBB	Date:	6-20-2008_16:40
Modified by:		Date:	
PCB NO:	342	Size:	E
		Sheet	15 of 43
		REV:	001




# Xilinx Spartan-3A Control FPGA Power Supplies




Capacitor Placement

(top side)




Capacitor Placement

(bottom side)




XC3S1400A-4FG484C




Bank 0 (3.3V): UI, 10MHz, LEDs, ...  
Bank 1 (3.3V): SPI Device Interfaces  
Bank 2 (3.3V): FTDI, AsAP #2, microSD, Fan Ctrl, ...  
Bank 3 (2.5V): uBlaze SDRAM

X2Y Capacitor Via Placement



Tantalum/O402 Via Placement







# Xilinx Spartan-3A Control FPGA Peripherals

\* \* \* INPUTS \* \* \*

## CPU Interrupts




Logic Analyzer Clk/Data




## MicroSD Interface




## USB to RS-232




## FT245BL USB Interface




## Reach Display Interface




HW and Slot ID




(B) DDR SDRAM




C Reach Display




F micro SD Card (2GB)




## Ⓔ DEBUG LEDs




## D PUSH-BUTTONs





### G Reset Circuit




## H USB Type-B Peripheral




I User Interface Board



## J USB-to-RS-232 Debug Interface



## LOGIC ANALYZER HEADER




## VLSI Computation LAB

Title: XILINX SPARTAN-3A CONTROL FPGA PERIPHERALS			
File: MEAS_MAIN_BOARD			
Created by: JEREMY W. WEBB		Date: 6-20-2008_16:40	
Modified by:		Date:	
PCB NO: 342	Size: E	Sheet 17 of 43	REV: 001




# DDR SDRAM Address and Control Terminations


## \*\*\* INPUTS \*\*\*




## \*\*\* OUTPUTS \*\*\*




## A DDR SDRAM Control Terminations



## B DDR SDRAM Address Terminations



## C VTT Termination Decoupling Capacitors




Place near DDR SDRAM Terminations

## Address/Control Termination Placement:

Place parallel terminations just beyond the SDRAM.

Place the series terminations close to the Spartan 3A FPGA






\*\*\* INPUTS \*\*\*


\*\*\* OUTPUTS \*\*\*

# DDR SDRAM Data Terminations



## Data/DQS Termination Placement:

- Place parallel terminations just beyond the SDRAM and FPGA.
- Place the series terminations in between the Spartan 3A FPGA and SDRAM




UC Davis Confidential Copyright © 2008 VLSI Computation Lab

Title: DDR SDRAM DATA TERMINATIONS				
File: MEAS_MAIN_BOARD				
Created by: JEREMY W. WEBB			Date: 6-20-2008_16:40	
Modified by:			Date:	
PCB NO:	342	Size:	D	Sheet 19 of 43
		REV:	001	




\*\*\* INPUTS \*\*\*

Temp Sensor Col. 1




Temp Sensor Col. 2




\*\*\* OUTPUTS \*\*\*







Temp Sensor Col. 1




Temp Sensor Col. 2



# Digital Temperature Sensors




Temp sensors will be placed on a 2x3 Grid on the bottom side of the Clock Path board.



Title: DIGITAL TEMPERATURE SENSORS				
File: MEAS_MAIN_BOARD				
Created by: JEREMY W. WEBB			Date: 6-20-2008_16:40	
Modified by:			Date:	
PCB NO:	342	Size: D	Sheet 20 of 43	REV: 001



UC Davis Confidential Copyright © 2008 VLSI Computation Lab









# Xilinx Virtex-5 SX50T I/O

\*\* INPUTS \*\*

## SRAM Read Data

FPGA\_SRAM\_RDATA0[0]

23-D4,23-E1,23-E4,28-B4  
28-C4,28-E7,28-E8

## SRAM Read Clock

FPGA\_SRAM\_CQ\_CLK\_P

23-D4,23-E1,28-A4,28-E7

FPGA\_SRAM\_CQ\_CLK\_N

23-D4,23-E1,28-A4,28-E7  
28-E8

## AsAP 1 Data Output

FPGA\_ASAP1\_DATA\_OUT[15:0]

23-D3,23-E1,36-D4,36-E5

FPGA\_ASAP1\_CLK\_OUT

23-D3,23-E1,36-D4,36-E5

FPGA\_ASAP1\_VLD\_OUT

23-D3,23-E1,36-D4,36-E5

## AsAP 1 Data Input

FPGA\_ASAP1\_REQ\_IN

23-D3,23-E1,36-C3,36-E5

\*\* OUTPUTS \*\*

## SDRAM Signals

FPGA\_DDR2\_SDRAM\_DQ[0:31]

23-B1,23-B4,23-C1,23-C4  
23-D3,23-E3,28-E5,27-C1  
27-C2,27-C3,27-C4,27-D1  
27-D2,27-D3,27-D4,27-E1  
27-E4

FPGA\_DDR2\_SDRAM\_A[15:0]

23-B1,23-B4,23-D3,23-E5  
27-A3,27-C2,27-D3,27-E1  
27-E3

FPGA\_DDR2\_SDRAM\_BA[2]

23-D3,23-E5,27-B4,27-C2  
27-E1

FPGA\_DDR2\_SDRAM\_BA[1]

23-D3,23-E5,27-B4,27-D3  
27-E1

FPGA\_DDR2\_SDRAM\_DQS[7:0]

23-B1,23-B4,23-D3,23-E5  
27-C1,27-C3,27-C4,27-D1  
27-D2,27-D4,27-E1,27-E2

FPGA\_DDR2\_SDRAM\_DQSN\_N[17:0]

23-B1,23-B4,23-D3,23-E5  
27-C1,27-C3,27-C4,27-D1  
27-D2,27-D4,27-E1

FPGA\_DDR2\_SDRAM\_CK\_P[1:0]

23-B1,23-B4,23-E5,27-C1  
27-D4,27-E1

FPGA\_DDR2\_SDRAM\_CK\_N[1:0]

23-B1,23-B4,23-E5,27-C1  
27-D4,27-E1

FPGA\_DDR2\_SDRAM\_DM[7:0]

23-D3,23-E3,23-E5,27-C1  
23-D3,23-E4,27-D1,27-D2  
27-D4,27-E1,27-E2

## SRAM Control

FPGA\_SRAM\_BW[2]

23-B3,23-E5,28-B2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_BW[1]

23-B3,23-E5,28-B2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_BW[0]

23-B3,23-E5,28-B2,28-E1  
28-E2,29-C4,29-E1

## SRAM Write Data

FPGA\_SRAM\_WDATA0

23-C3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA1

23-C3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA2

23-C3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA3

23-C3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA4

23-C3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA5

23-C3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA6

23-C3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA7

23-C3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA8

23-C3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA9

23-C3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA10

23-C3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA11

23-C3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA12

23-C3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA13

23-C3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA14

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA15

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA16

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA17

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA18

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA19

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA20

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA21

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA22

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA23

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA24

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA25

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA26

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA27

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA28

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA29

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA30

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA31

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA32

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA33

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

FPGA\_SRAM\_WDATA34

23-B3,23-D5,28-C2,28-E1  
28-E2,29-C4,29-E1

## AsAP 1 Data Output

FPGA\_ASAP1\_REQ\_OUT

23-C5,23-D3,36-C4,36-E1

## AsAP 1 Data Input

FPGA\_ASAP1\_DATA\_IN[15:0]

36-E1,37-C2,37-C4,37-D1  
37-D2,37-D3,37-D4,37-E1  
37-E2,37-E3,37-E4,37-E5

FPGA\_ASAP1\_CLK\_IN

36-E1,37-C2,37-C4,37-D1  
37-D2,37-D3,36-D4,36-E1  
37-E2,37-E3,37-E4,37-E5

FPGA\_ASAP1\_VLD\_IN

36-E1,37-C2,37-C4,37-D1  
37-D2,37-D3,36-D4,36-E1  
37-E2,37-E3,37-E4,37-E5

## DAC5682 Data/Clock

FPGA\_DAC\_DATA\_N[15:0]

23-B3,23-B5,23-C3,34-D1  
34-E1

FPGA\_DAC\_DATA\_N[15:0]

23-B3,23-B5,23-C3,34-D1  
34-E1

FPGA\_DAC\_CLK\_P

23-B3,23-B5,34-E1

FPGA\_DAC\_CLK\_N

23-B3,23-B5,34-E1


FPGA\_DAC\_SYNC\_P

23-B3,23-B5,34-D1

FPGA\_DAC\_SYNC\_N

23-B3,23-B5,34-D1

## B DDR2/QDR-II Reference



FPGA\_BANK15\_VRN

FPGA\_BANK15\_VRP

FPGA\_BANK11\_VRN

FPGA\_BANK11\_VRP

FPGA\_BANK12\_VRN

FPGA\_BANK12\_VRP

FPGA\_BANK19\_VRN

FPGA\_BANK19\_VRP








## Xilinx Virtex-5 SX50T MGT I/O and Power Inputs

**Table 10-5: GTP\_DUAL Power Supply Connections for a Completely Unused GTP\_DUAL Column**

Pin or Pin Pair	Connect To
MGTRXP/MGTRXN	GND
MGTXP/MGTXN	Floating, No connection
MGTREFCLKP/MGTREFCLKN	Floating, No connection
MGTTTX	GND
MGTTRX	GND
MGTAVTTRXC	Floating, No connection
MGTAVCCPLL	GND
MGTAVCC <sup>(1)</sup>	V <sub>CCINT</sub> or GND




**Notes:**

1. If Boundary-Scan is part of the product verification, connect the analog supply voltage pin MGTAVCC of all GTP DUAL tiles directly without filtering to the V<sub>CCINT</sub> pins of the device. If Boundary-Scan is *not* part of the product verification, connect MGTAVCC to GND.





Xilinx Virtex-5 SX50T Core, I/O, and Auxiliary Power Inputs




Capacitor Placement (bottom side)

Capacitor Placement (top side)


Capacitor Legend:

PWR	0402	X2Y / TANT
+ 1V	■	□
+ 1.8V	■	□
+ 2.5V	■	□
+ 3.3V	■	□

X2Y Capacitor Via Placement



Tantalum/O402 Via Placement















# DDR2 SDRAM SODIMM - MT16HTF25664H – 2GB

256 Meg x 64-bits

Provides between 1.024 GS and 1.280 GS storage of sampled data.




## B DDR2 Termination/Power Inputs





## C DDR2 Termination Decoupling

Place DDR2 SDRAM termination Decoupling near SODIMM. One 0.1uF capacitor per 2 VDD pins.



## D DDR2 Terminations



VLSI Computation LAB


Title:	DDR2 SDRAM SODIMM - MT16HTF25664H – 2GB						
File:	MEAS_MAIN_BOARD						
Created by:	JEREMY W. WEBB			Date:	6-20-2008_16:40		
Modified by:				Date:			
PCB NO:	342	Size:	E	Sheet	27 of 43	REV:	001




QDR-II SRAM - Address, Data, Control  
Samsung K7R323684C-EC250

\* \* INPUTS \* \*


SRAM Write Data



SRAM Control




## SRAM Clocks




\* \* OUTPUTS \* \*

SRAM Read Data




SRAM Read Clock



A QDR-II SRAM Read/Write Data


All data, address, clocks must have equal length lines



### Adding 10Kohm Pull-Ups Disables C/CN clock at power up


(B) QDR-II SRAM Address

All data, address, clocks must have equal length lines



Use 0 Ohm Resistors in case  
we use Cypress CY7C1415AV18,  
Renesas R1Q3A3636ABG, or  
NEC uPD44325364F5-E40-EQ2-A



## QDR II SRAM JTAG Interface



Jumper Settings:

	FIVGL=0	FIVGL=1
DLL Enabled (VCC default)	0	1

DLL Disabled (GND)




VLSI Computation LAB

Title:	QDR-II SRAM - ADDRESS, DATA, CONTROL			
File:	MEAS_MAIN_BOARD			
Created by:	JEREMY W. WEBB		Date:	6-20-2008_16:40
Modified by:			Date:	
PCB NO:	342	Size:	D	Sheet 28 of 43
				REV: 001












Xilinx Virtex-5 SX50T FPGA Peripherals




A PUSH-BUTTONs




B DEBUG LEDs




C USB Type-B Peripheral (Back-Up)




D USB-to-RS-232 Debug Interface




E 100MHz Digital Clock



F micro SD Card (2GB)




G LA HEADER







# Spectrum Analyzer IF and Signal Source Block Diagrams





# Spectrum Analyzer IF Estimated Performance





# SPECTRUM ANALYZER IF

## A 3dB Pad

$Z_i = Z_o = 50 \text{ Ohms}$   
 $A = -3 \text{ dB} \pm 0.3 \text{ dB}$   
 $NF = 3 \text{ dB} \pm 0.3 \text{ dB}$

## B LNA (+ 14 dBm)

$IIP3 = 30 \text{ dBm}$   
 $NF = 16 \text{ dB}$   
 $A = +14 \text{ dB}$   
 $+5V \text{ Analog: } I = 190\text{mA Max}$

## C 1dB PAD

$Z_i = Z_o = 50 \text{ Ohms}$   
 $A = -1 \text{ dB} \pm 0.3 \text{ dB}$   
 $NF = 1 \text{ dB} \pm 0.3 \text{ dB}$

## D Anti-Alias Filter

7th order Chebyshev Lowpass Filter  
 $f_c = 140 \text{ MHz}$ ,  $BW = 120 \text{ MHz}$ , and  $Ripple = 0.5 \text{ dB}$   
 $A = -2.4 \text{ dB}$   
 $NF = 2.4 \text{ dB}$

## E 1dB PAD

$Z_i = Z_o = 50 \text{ Ohms}$   
 $A = -1 \text{ dB} \pm 0.3 \text{ dB}$   
 $NF = 1 \text{ dB} \pm 0.3 \text{ dB}$

## F Pre-Amplifier (+ 8 dBm)

$+5V \text{ Analog: } I = 50\text{mA Max}$   
 $IIP3 = 38 \text{ dBm}$   
 $NF = 17.1 \text{ dB}$   
 $A = +8 \text{ dB}$

## G High-Speed ADC (12-bit, 500MS/s)

$IIP3 = 44.8 \text{ dBm}$   
 $NF = 18.9898 \text{ dB}$   
 $A = +13.9 \text{ dB}$   
 $Pin = +3.9 \text{ dBm}$   
 $FS = 2V_{pp}$


## H High-Speed ADC Decoupling

### ADC PC Layout Notes:


1. Place a 6-by-6 array of thermal vias in the thermal pad area. These holes should be 13 mils in diameter. The small size prevents wicking of the solder through the holes.
2. It is recommended to place a small number of 25-mil-diameter holes under the package, but outside the thermal pad area to provide an additional heat path.
3. Connect all holes (both those inside and outside the thermal pad area) to an internal copper plane (such as a ground plane).
4. Do not use the typical web or spoke via-connection pattern when connecting the thermal vias to the ground plane. Flood the via, rather than using a spoke pattern.



(A) High-Speed DAC (16-bits, 1GS/s)




### B Output Stage




C Anti-Image Filter

7th order Chebyshev Lowpass Filter  
fc = 140 MHz, BW = 120 MHz, and Ripple = 0.5 dB  
A = -2.4 dB  
NF = 2.4 dB




## (D) Amplifier

**D Amplifier**  
 +5V Analog: I = 100mA Max  
 -5V Analog: I = 100mA Max




(E) 3dB PAD


Zi= Zo= 50 Ohms  
A = -3 dB +/- 0.3 dB  
NF = 3 dB +/- 0.3 dB




ⓕ Signal Source  
Output




## G DAC5682 Decoupling





## H OPA695 Decoupling







# Trigger Input/Output and Auxiliary Input











# AGILENT 16902A Logic Analyzer E5390A SOFT-TOUCH CONNECTOR


\*\* INPUTS \*\*

## AsAP 1 Data Input to Logic Analyzer



## A SOFT-TOUCH SINGLE-ENDED PROBE (E5390A)






Title: AGILENT 16902A LOGIC ANALYZER E5390A SOFT-TOUCH CONNECTOR			
File: MEAS_MAIN_BOARD			
Created by: JEREMY W. WEBB		Date: 6-20-2008_16:40	
Modified by:		Date:	
PCB NO: 342	Size: C	Sheet 37 of 43	REV: 001




AsAPv2 # 1 Power Supply Inputs






UC Davis Confidential Copyright © 2008 VLSI Computation Lab



Capacitor Placement  
(bottom side)





# AsAPv2 #2 Data In/Out, Config, Analog, Test

\*\* INPUTS \*\*

AsAP 2 Data Output

24-C2,24-E5,40-D4,40-E1

AsAP 2 Data Input

24-D2,24-E5,40-D3,40-E1

41-C2,41-C4,41-E1,41-E2

AsAP 2 Config Input

15-B5,15-C3,40-D1,40-E1

15-B3,15-B5,40-C1,40-E1

15-A5,15-B3,40-C1,40-E1

15-A5,15-C3,40-C1,40-E1

15-A5,15-C3,40-D2,40-E1

15-A5,15-C3,40-C2,40-E1

15-A5,15-B3,40-C2,40-E1

14-D4,14-E5,40-B5,40-E1

\*\* OUTPUTS \*\*

AsAP 2 Data Output

24-C2,24-D2,24-E1,40-D4

40-E5

24-C2,24-E1,40-D4,40-E5

24-C2,24-E1,40-C4,40-E5


AsAP 2 Data Input

24-D2,24-E1,40-D3,40-E5


AsAP 2 Config Output

15-C1,15-C3,40-C2,40-E5

## A AsAP Config Level Translate




## B AsAP Main Data Input and Output




## C AsAP Configuration and Test Port

Place 30.1 Ohm Series Resistor on AsAP SPI\_MISO near AsAP IC.

Place 30.1 Ohm Series Resistors on all other SPI, CFG, and Reset Cold signals near FPGA Outputs



## D AsAP Analog and Miscellaneous I/O



VLSI Computation LAB

Title: ASAPV2 #2 DATA IN/OUT, CONFIG, ANALOG, TEST

File: MEAS\_MAIN\_BOARD

Created by: JEREMY W. WEBB

Date: 6-20-2008\_16:40

Modified by:

Date:

PCB NO: 342

Size: E

Sheet 40 of 43 REV: 001



## E

E

## D



## C






UC Davis Confidential Copyright © 2008 VLSI Computation Lab




PCB NO: 342	Size: E	Sheet 42 of 43	REV: 00
-------------	---------	----------------	---------




# AsAPv2 #2 Power Supply Decoupling




Capacitor Placement  
(top side)



Capacitor Placement  
(bottom side)



X2Y Capacitor Via Placement



Tantalum/O402 Via Placement

