




UC Davis ECE MSEE Thesis

Measurement Board Block Diagram




Spectrum Analyzer Spectra Analysis


1A Spectrum at Output of Analog Anti-Alias Filter





1B Spectrum at Output of ADC



1C Spectrum at Output of Digital Anti-Alias Filter



1D Spectrum at Output of 2-to-1 Down Sampler



VLSI Computation LAB

Title: BLOCK DIAGRAM
File: MEAS_MAIN_BOARD
Created by: JEREMY W. WEBB
Modified by: JEREMY W. WEBB
PCB NO: 342
Date: 6-20-2008_16:46
Date: 6-20-2008_16:46
Sheet 1 of 43
REV: 001

A

INDEX

SHEET/BLOCK	DESCRIPTION
1	TITLE PAGE/BLOCK DIAGRAM
2	SCHEMATIC DESIGN SHEET/BLOCK INDEX
3	SCHEMATIC DESIGN SHEET/BLOCK INDEX
4	NOTES AND REFERENCES
5	POWER GENERATION BLOCK DIAGRAM
6 6A 6B 6C 6D 6E 6F 6G 6H	MAIN POWER INPUT AND FAN CONTROL + 12V SUPPLY INPUT + 12V FILTERING + 12V ANALOG AND DIGITAL FILTERING GROUND TEST POINTS FPGA FAN INSTRUMENT FAN # 1 CONTROL REACH DISPLAY POWER INSTRUMENT FAN # 2 CONTROL
7 7A 7B 7C 7D 7E 7F 7G 7H 7I 7J 7K 7L 7M 7N	XILINX FPGA DIGITAL SUPPLY REGULATION AND SEQUENCING DIGITAL SUPPLY SEQUENCERS POWER LEDS GROUND TEST POINTS PTH08T220WAZ DISABLE + 5V DIGITAL SUPPLY REGULATION + 3.3V DIGITAL POWER SUPPLY + 1.2V DIGITAL POWER SUPPLY + 2.5V DIGITAL POWER SUPPLY + 1.8V DIGITAL POWER SUPPLY DDR2/QDR-II VTT/VREF GENERATION + 1.0V DIGITAL POWER SUPPLY SYNC GENERATION CPLD CPLD JTAG CONFIGURATION 10MHZ REFERENCE LVDS TO LVTTL
8 8A 8B 8C 8D 8E 8F	ASAP DIGITAL POWER REGULATION AND SEQUENCING DIGITAL SUPPLY SEQUENCER # 1 + 1.3V DIGITAL POWER SUPPLY DIGITAL SUPPLY SEQUENCER # 2 + 1.0V DIGITAL POWER SUPPLY POWER LEDS GROUND TEST POINTS
9 9A 9B 9C 9D 9E 9F 9G 9H 9I 9J 9K 9L 9M 9N	ANALOG POWER REGULATION - PART 1 OF 2 + 5.5V ANALOG SUPPLY REGULATION POWER LEDS + 5.5V FILTER + 3.3V AIF ANALOG SUPPLY REGULATION + 5.5V FILTER + 3.3V AIF ANALOG SUPPLY REGULATION + 5.5V FILTER + 3.3V SIGNAL SOURCE ANALOG SUPPLY REGULATION + 5.5V FILTER + 3.3V CLOCK DIVIDER ANALOG SUPPLY REGULATION + 5.5V FILTER + 3.3V CLOCK ANALOG SUPPLY REGULATION + 5.5V FILTER + 5.2V ANALOG SUPPLY REGULATION

SHEET/BLOCK	DESCRIPTION
10 10A 10B 10C 10D 10E 10F 10G	ANALOG POWER REGULATION - PART 2 OF 2 + 12V ANALOG + 2.5V ANALOG SUPPLY REGULATION + 1.8V ANALOG SUPPLY REGULATION -6V ANALOG SUPPLY REGULATION -5.2V ANALOG SUPPLY REGULATION + 8V ANALOG SUPPLY REGULATION POWER LEDS
11 11A 11B 11C 11D	10MHZ REFERENCE CLOCK GENERATION 10MHZ REFERENCE CLOCK GENERATION CML-LVDS TRANSLATOR LVDS 1:2 FAN OUT 10MHZ OUTPUT BUFFER
12 12A 12B 12C 12D 12E	HIGH-SPEED CLOCK GENERATION AD9516 LVPECL POWER SUPPLY AND DECOUPLING 10MHZ REFERENCE CLOCK BUFFER AD9516 HIGH-SPEED CLOCK GENERATION PLL AD9516 LVPECL CLOCK TERMINATIONS AD9516 MAIN POWER SUPPLY DECOUPLING
13	CONTROL FPGA DIGITAL DESIGN
14 14A 14B 14C	XILINX SPARTAN-3A CONTROL FPGA CONFIGURATION CONFIGURATION SPI FLASH PROM/JTAG INTERFACE SPARTAN-3A FPGA CONFIG MODE SPARTAN-3A FPGA SPI MODE
15 15B 15C	XILINX SPARTAN-3A CONTROL FPGA I/O 100MHZ DIGITAL CLOCK VREF DECOUPLING CAPACITORS
16	XILINX SPARTAN-3A CONTROL FPGA POWER SUPPLIES
17 17A 17B 17C 17D 17E 17F 17G 17H 17I 17J 17K	XILINX SPARTAN-3A CONTROL FPGA PERIPHERALS HW and Slot ID DDR SDRAM REACH DISPLAY INTERFACE PUSH-BUTTONS DEBUG LEDS MICROSD CARD (2GB) RESET CIRCUIT USB TYPE-B PERIPHERAL USER INTERFACE BOARD USB-TO-RS-232 DEBUG INTERFACE LOGIC ANALYZER HEADER
18 18A 18B 18C	DDR SDRAM ADDRESS AND CONTROL TERMINATIONS DDR SDRAM CONTROL TERMINATIONS DDR SDRAM ADDRESS TERMINATIONS VTT TERMINATION DECOUPLING CAPACITORS
19	DDR SDRAM DATA TERMINATIONS
20 20A 20B 20C 20D 20E 20F	DIGITAL TEMPERATURE SENSORS TEMP SENSOR 1A TEMP SENSOR 1B TEMP SENSOR 1C TEMP SENSOR 2A TEMP SENSOR 2B TEMP SENSOR 2C
21	DATA PATH FPGA DIGITAL DESIGN

A

INDEX

SHEET/BLOCK	DESCRIPTION
22	XILINX VIRTEX-5 SX50T CONFIGURATION VIRTEX-5 SX50T CCLK SYSTEM MONITOR PRECISION REFERENCE VIRTEX-5 SX50T FPGA CONFIGURATION MODE VIRTEX-5 SX50T FPGA SPI MODE
22B	
22C	
22D	
22E	
23	XILINX VIRTEX-5 SX50T I/O DDR2/QDR-II REFERENCE
23B	
24	XILINX VIRTEX-5 SX50T I/O
25	XILINX VIRTEX-5 SX50T MGT I/O AND POWER INPUTS
26	XILINX VIRTEX-5 SX50T CORE, I/O, & AUXILIARY POWER INPUTS
27	DDR2 SDRAM SODIMM - MT16HTF25664H (2GB) DDR2 TERMINATION/POWER INPUTS DDR2 TERMINATION DECOUPLING DDR2 TERMINATIONS
27B	
27C	
27D	
28	
28A	QDR-II SRAM - ADDRESS, DATA, CONTROL QDR-II SRAM READ/WRITE DATA QDR-II SRAM ADDRESS
28B	
29	
29A	QDR-II SRAM - POWER AND TERMINATIONS QDR-II SRAM DECOUPLING QDR-II SRAM TERMINATION DECOUPLING QDR-II SRAM WRITE DATA, ADDRESS TERMINATIONS QDR-II TERMINATION/POWER INPUTS
29B	
29C	
29D	
30	
30A	XILINX VIRTEX-5 SX50T FPGA PERIPHERALS PUSH-BUTTONS DEBUG LEDS USB TYPE-B PERIPHERAL (BACK-UP) USB-TO-RS-232 DEBUG INTERFACE 100MHZ DIGITAL CLOCK MICROSD CARD (2GB) LOGIC ANALYZER HEADER
30B	
30C	
30D	
30E	
30F	
30G	
31	
32	SPECTRUM ANALYZER IF AND SIGNAL SOURCE BLOCK DIAGRAMS
32	SPECTRUM ANALYZER IF ESTIMATED PERFORMANCE
33	SPECTRUM ANALYZER IF 3DB PAD LNA (+ 14DBM) 1DB PAD ANTI-ALIAS FILTER 1DB PAD PRE-AMPLIFIER (+ 6DBM) HIGH-SPEED ADC (12-BIT, 500MS/S) HIGH-SPEED ADC DECOUPLING
33A	
33B	
33C	
33D	
33E	
33F	
33G	
33H	
33H	
33H	

SHEET/BLOCK	DESCRIPTION
34	SIGNAL SOURCE HIGH-SPEED DAC (16-BITS, 1GS/S) OUTPUT STAGE ANTI-IMAGE FILTER AMPLIFIER 3DB PAD SIGNAL SOURCE OUTPUT DAC5682 DECOUPLING OPA695 DECOUPLING
34A	
34B	
34C	
34D	
34E	
34F	
34G	
34H	
35	TRIGGER INPUT/OUTPUT AND AUXILIARY INPUT TRIGGER INPUT BUFFER TRIGGER OUTPUT BUFFER + 5.5V FILTER + 2.5V TRIGGER ANALOG SUPPLY REGULATION AUXILIARY INPUT
35A	
35B	
35C	
35D	
35E	
36	ASAPV2 #1 DATA IN/OUT, CONFIG, ANALOG, TEST ASAP CONFIG LEVEL TRANSLATE ASAP MAIN DATA INPUT AND OUTPUT ASAP CONFIGURATION AND TEST PORT ASAP ANALOG AND MISCELLANEOUS I/O
36A	
36B	
36C	
36D	
37	AGILENT 16902A LOGIC ANALYZER SOFT-TOUCH CONNECTOR SOFT-TOUCH SINGLE-ENDED PROBE (E5390A)
37A	
38	ASAPV2 #1 POWER SUPPLY INPUTS
39	ASAPV2 #1 POWER SUPPLY DECOUPLING
40	ASAPV2 #2 DATA IN/OUT, CONFIG, ANALOG, TEST ASAP CONFIG LEVEL TRANSLATE ASAP MAIN DATA INPUT AND OUTPUT ASAP CONFIGURATION AND TEST PORT ASAP ANALOG AND MISCELLANEOUS I/O
40A	
40B	
40C	
40D	
41	AGILENT 16902A LOGIC ANALYZER SOFT-TOUCH CONNECTOR SOFT-TOUCH SINGLE-ENDED PROBE (E5390A)
41A	
42	ASAPV2 #2 POWER SUPPLY INPUTS
43	ASAPV2 #2 POWER SUPPLY DECOUPLING

Notes and References

Data Sheets and User Guides:

Xilinx Virtex-5 SX50T:

- 1. Data Sheet: http://www.xilinx.com/support/documentation/data_sheets/ds100.pdf
- 2. DC and Switching: http://www.xilinx.com/support/documentation/data_sheets/ds202.pdf
- 3. User Guide: http://www.xilinx.com/support/documentation/user_guides/ug190.pdf
- 4. Packaging and Pinout: http://www.xilinx.com/support/documentation/user_guides/ug195.pdf
- 5. Configuration Guide: http://www.xilinx.com/support/documentation/user_guides/ug191.pdf
- 6. Rocket I/O GTP Guide: http://www.xilinx.com/support/documentation/user_guides/ug196.pdf
- 7. PCB Designer's Guide: http://www.xilinx.com/support/documentation/user_guides/ug203.pdf
- 8. System Monitor Guide: http://www.xilinx.com/support/documentation/user_guides/ug192.pdf

Xilinx Spartan-3A XC3S1400A:

- 1. Data Sheet: http://www.xilinx.com/support/documentation/data_sheets/ds529.pdf
- 2. User Guide: http://www.xilinx.com/support/documentation/user_guides/ug331.pdf
- 3. Configuration Guide: http://www.xilinx.com/support/documentation/user_guides/ug332.pdf

Samsung QDR-II SRAM:

- 1. K7R323684C-EC250 Data Sheet: http://www.samsung.com/global/system/business/semiconductor/product/2007/7/30/948789ds_k7r32xx84c_rev11.pdf

TI ADS5463 12-bit, 500MS/s:

- 1. ADS5463 Data Sheet: <http://focus.ti.com/lit/ds/symlink/ads5463.pdf>

TI DAC5682Z 16-bit, 1GS/s:

- 1. DAC5682Z Data Sheet: <http://focus.ti.com/lit/ds/symlink/dac5682z.pdf>

TI High-Speed Op-Amps: THS4302, THS4509, OPA695

- 1. THS4302 Data Sheet: <http://focus.ti.com/lit/ds/symlink/ths4302.pdf>
- 2. THS4509 Data Sheet: <http://focus.ti.com/lit/ds/symlink/ths4509.pdf>
- 3. OPA695 Data Sheet: <http://focus.ti.com/lit/ds/symlink/opa695.pdf>

TI Power Supply Regulators:

- 1. PTH08T220WAZ Data Sheet: <http://focus.ti.com/lit/ds/symlink/pth08t220w.pdf>
- 2. PTH08T260WAZ Data Sheet: <http://focus.ti.com/lit/ds/symlink/pth08t260w.pdf>
- 3. PTH12050YAZ Data Sheet: <http://focus.ti.com/lit/ds/symlink/pth12050y.pdf>
- 4. TPS79601 Data Sheet: <http://focus.ti.com/lit/ds/symlink/tps79601.pdf>
- 5. TPS74201 Data Sheet: <http://focus.ti.com/lit/ds/symlink/tps74201.pdf>
- 6. TPS73701 Data Sheet: <http://focus.ti.com/lit/ds/symlink/tps73701.pdf>
- 7. LP2951D Data Sheet: <http://focus.ti.com/lit/ds/symlink/lp2951.pdf>
- 8. TPS72301 Data Sheet: <http://focus.ti.com/lit/ds/symlink/tps72301.pdf>
- 9. TL7733BCD Data Sheet: <http://focus.ti.com/lit/ds/symlink/tl7733b.pdf>
- 10. TPS3808G25 Data Sheet: <http://focus.ti.com/lit/ds/symlink/tps3808g25.pdf>

TI Fan Controllers


- 1. AMC6821 Data Sheet: <http://focus.ti.com/lit/ds/symlink/amc6821.pdf>

Micron DDR2 SDRAM SODIMM:

- 1. MT16HTF25664HY-667E1 Data Sheet: http://download.micron.com/pdf/datasheets/modules/ddr2/HTF16C128_256x64H.pdf






Analog Devices Clock PLL IC:

- 1. AD9516-3 Data Sheet: http://www.analog.com/UploadedFiles/Data_Sheets/AD9516_3.pdf




Title:				NOTES AND REFERENCES			
File:				MEAS_MAIN_BOARD			
Created by:		JEREMY W. WEBB		Date:		6-20-2008_16:40	
Modified by:				Date:			
PCB NO:		342		Size:		E	
Sheet		4		of		43	
REV:		001					

Power Generation Block Diagram




MAIN POWER INPUT AND FAN CONTROL


A + 12V SUPPLY INPUT




B + 12V Filtering




C + 12V Analog and Digital Filtering



D GROUND Tst Pts




E FPGA Fan




Place on perimeter of FPGA.


F Instrument Fan # 1 Control



G Reach Display PWR



H Instrument Fan # 2 Control




VLSI Computation LAB


Title:	MAIN POWER INPUT AND FAN CONTROL		
File:	MEAS_MAIN_BOARD		
Created by:	JEREMY W. WEBB	Date:	6-20-2008_16:40
Modified by:		Date:	
PCB NO:	342	Size:	E
Sheet	6	of	43
REV:	001		

Xilinx Virtex-5 SX50T Digital Supply Regulation and Sequencing

A Digital Supply Sequencers




B POWER LEDs




PLACE LEDs NEAR EDGE OF BOARD
Green LED (LNU308G8LRA):
ILED = (VCC - VF)/IF
VF = 1.9V IF = 5mA

C GROUND Tst Pts




D PTH08T220WAZ DISABLE



Load Jumper to Disable DC/DC Converters

E + 5V Digital Supply Regulation




All components close to DC/DC

Place the resistor as close to the regulator as possible.
Connect the resistor directly between pins 7 and 3
using dedicated PCB traces.

5.0V Rset = 165 Ohm, PTH08T260W, Vout = 5.01 V


F + 3.3V Digital Power Supply



Place the resistor as close to the regulator as possible.
Connect the resistor directly between pins 8 and 4
using dedicated PCB traces.

3.3V Rset = 1.21 kOhm, PTH08T220W, Vout = 3.303636 V


H + 2.5V Digital Power Supply



Place the resistor as close to the regulator as possible.
Connect the resistor directly between pins 8 and 4
using dedicated PCB traces.

2.5V Rset = 2.32 kOhm, PTH08T220W, Vout = 2.53 V


I + 1.8V Digital Power Supply




Place the resistor as close to the regulator as possible.
Connect the resistor directly between pins 8 and 4
using dedicated PCB traces.

1.8V Rset = 4.75 kOhm, PTH08T220W, Vout = 1.806505 V

J DDR/QDR VTT/VREF Generation




K + 1.0V Digital Power Supply



Place the resistor as close to the regulator as possible.
Connect the resistor directly between pins 8 and 4
using dedicated PCB traces.

1.0V Rset = 20.0kOhm, PTH08T220W, Vout = 1.011979 V


G + 1.2V Digital Power Supply



Digital Power Supply Sequence Order:

1. +12V Input
2. +3.3V
3. +2.5V, +1.8V, +1.2V, +1V, DDR VTT/VREF

L Sync Generation CPLD




AsAP Digital Power Regulation and Sequencing


Digital Power Supply Sequence Order:

1. + 12V Input
2. + 3.3V
3. + 2.5V
4. + 1.3V, + 1V


A Digital Supply Sequencer # 1




B + 1.3V Digital Power Supply




C Digital Supply Sequencer #2




D + 1.0V Digital Power Supply



E POWER LEDs



F GROUND Tst Pts




VLSI Computation LAB

Title: ASAP DIGITAL POWER REGULATION AND SEQUENCING		Date: 6-20-2008_16:40	
File: MEAS_MAIN_BOARD		Date:	
Created by: JEREMY W. WEBB		Date:	
Modified by:		Date:	
PCB NO: 342	Size: D	Sheet 8 of 43	REV: 001


Analog Power Regulation - Part 1 of 2

A + 5.5V Analog Supply Regulation

5.5V Rset = 100 Ohm, PTH08T220W, Vout = 5.498027315 V



B POWER LEDs




PLACE LEDs NEAR EDGE OF BOARD
Green LED (LNJ308G8LRA):
 $R_{LED} = (V_{CC} - V_F) / I_F$
 $V_F = 1.9V$ $I_F = 5mA$

C + 5.5V Filter

DCR: 21.8mOhm
Isat: 9.36A
Shielded

D + 3.3V AIF Analog Supply Regulation




R1	R2	Vout
52.3k	30.1k	+3.3V

E + 5.5V Filter

DCR: 21.8mOhm
Isat: 9.36A
Shielded

F + 3.3V AIF Digital Supply Regulation




R1	R2	Vout
52.3k	30.1k	+3.3V

G + 5.5V Filter

DCR: 21.8mOhm
Isat: 9.36A
Shielded

H + 3.3V Signal Source Analog Supply Regulation




R1	R2	Vout
52.3k	30.1k	+3.3V

I + 5.5V Filter

DCR: 21.8mOhm
Isat: 9.36A
Shielded

J + 3.3V Clock Divider Analog Supply Regulation




R1	R2	Vout
52.3k	30.1k	+3.3V

K + 5.5V Filter

DCR: 21.8mOhm
Isat: 9.36A
Shielded

L + 3.3V Clock Analog Supply Regulation




R1	R2	Vout
52.3k	30.1k	+3.3V

M + 5.5V Filter

DCR: 21.8mOhm
Isat: 9.36A
Shielded

N + 5.2V Analog Supply Regulation



$V_{out} = 1.21 * (1 + (R1/243)) = 5.210849383 V$

Power Dissipation = $(5.5V - 5V) * 1A = 500mW$

All components close to TPS79601

All components close to TPS79601

VLSI Computation LAB

Title: ANALOG POWER REGULATION - PART 1 OF 2

File: MEAS_MAIN_BOARD

Created by: JEREMY W. WEBB

Date: 6-20-2008_16:40

Modified by:

Date:

PCB NO: 342

Size: E

Sheet 9 of 43


REV: 001

Analog Power Regulation - Part 2 of 2

A + 12V Analog

P12VFA

B + 2.5V Analog Supply Regulation




2.5V Rset = 2.32 kOhm, PTH08T260W, Vout = 2.53 V

C + 1.8V Analog Supply Regulation

DCR: 21.8mOhm
Isat: 9.36A
Shielded

R1	R2	Vout
28.7k	56.2k	+ 1.818V

D -6V Analog Supply Regulation



-6V Rset = 17.3 kOhm, PTN78060A, Vout = -6V


E -5.2V Analog Supply Regulation

DCR: 21.8mOhm
Isat: 9.36A
Shielded


Vout = -1.186 * (1 + (R1/R2)) = -5.22558788 V

F + 8V Analog Supply Regulation

Vout = 1.235 * (1 + (R1/100k)) = 8.01515 V
Power Dissipation = (12V - 8V) * 60mA = 240mW



G POWER LEDs



UC Davis Confidential Copyright © 2008 VLSI Computation Lab

VLSI Computation LAB			
Title:	ANALOG POWER REGULATION - PART 2 OF 2		
File:	MEAS_MAIN_BOARD		
Created by:	JEREMY W. WEBB	Date:	6-20-2008_16:40
Modified by:		Date:	
PCB NO:	342	Size:	D
Sheet	10	of	43
REV:	001		


10MHz Reference Clock Generation

* * INPUTS * *


10MHz Control




A 10 MHz Reference Clock Generation




D) 10MHz Output Buffer



B CML-LVDS Translator




(C) LVDS 1:2 Fan Out



* * OUTPUTS * *

10MHz Outputs



A AD9516 LVPECL Power Supply Decoupling

C AD9516 High-Speed Clock Generation PLL


10 MHz Reference Clock Buffer

AD9516 LVPECL Clock Terminations

AD9516 Main Power Supply Decoupling

UC Davis Confidential Copyright © 2008 VLSI Computation Lab

Control FPGA Digital Design




Xilinx Spartan-3A Control FPGA Configuration

A Configuration SPI Flash PROM / JTAG Interface

Spartan 3A: VCCO_2 = 3.3V, VCCAUX = 3.3V
Virtex 5 SX50T: VCCO_0 = 3.3V, VCCO_2 = 3.3V


Place Green and Red LED next to each other with Silkscreen Labels.



B Spartan-3A FPGA CONFIG MODE


For more information see Xilinx Spartan 3A Configuration Guide (UG332)

CONFIG MODE	M2	M1	M0	DATA WIDTH	CCLK Direction
Master Serial	0	0	0	1 bit	Output
Master SPI	0	0	1	1 bit	Output
Master BPI-Up	0	1	0	8, 16 bits	Output
RSVD	0	1	1	RSVD	RSVD
RSVD	1	0	0	RSVD	RSVD
JTAG	1	0	1	1 bit	Input (TCK)
Slave Parallel	1	1	0	8, 16, 32 bits	Input
Slave Serial	1	1	1	1 bit	Input



C Spartan-3A FPGA SPI MODE

VS2	VS1	VS0	READ CMD	HEX CMD CODE
1	1	1	Fast Read	0x0B
1	0	1	Read	0x03
1	1	0	Read Array	0xE8
OTHERS			RESERVED	



VLSI Computation LAB

Title:	XILINX SPARTAN-3A CONTROL FPGA CONFIGURATION
---------------	--

File: MEAS_MAIN_BOARD


Created by: JEREMY W. WEBB	Date: 6-20-2008_16:40
----------------------------	-----------------------

Modified by:	Date:
--------------	-------


PCB NO:	342	Size:	E	Sheet	14	of	43	REV:	00
---------	-----	-------	---	-------	----	----	----	------	----

*** INPUTS ***

Board Reset




USB to RS-232 Interface



Debug Push Buttons



CPU Interface




10MHz Reference Clock




MicroSD Interface



Temp Sensor Col. 1



Temp Sensor Col. 2



DAC5682 Control




AD9516 Control



AMC6821 Fan #1 Control



AMC6821 Fan #2 Control



Data Path FPGA Control




AsAP 1 Config Output




AsAP 2 Config Output




FT245BL USB Interface



Custom Configuration




HW and Slot ID



Reach Display Interface



XC3S1400A-4FG484C




Bank 0 (3.3V): Clock Path FPGA/Logic Analyzer

Bank 1 (3.3V): SPI Device Interfaces


Bank 2 (3.3V): SPI Device Interfaces

Bank 3 (2.5V): uBlaze SDRAM


Xilinx Spartan-3A Control FPGA I/O



B 100MHz Digital Clock




C VREF Decoupling Capacitors




*** OUTPUTS ***

DDR SDRAM Interface



Custom Configuration




CPU Interrupts



Logic Analyzer Clk/Data



10MHz Clock Control




USB to RS-232 Interface




Debug LEDs




MicroSD Interface



Temp Sensor Col. 1




Temp Sensor Col. 2



FT245BL USB Interface



DAC5682 Control




AD9516 Control




DDR2 SDRAM SODIMM Control




AMC6821 Fan #1 Control



Data Path FPGA Control



AsAP 1 Config Input



AsAP 2 Config Input




Reach Display Interface




Title:	XILINX SPARTAN-3A CONTROL FPGA I/O		
File:	MEAS_MAIN_BOARD		
Created by:	JEREMY W. WEBB	Date:	6-20-2008_16:40
Modified by:		Date:	
PCB NO:	342	Size:	E
		Sheet	15 of 43
		REV:	001

Xilinx Spartan-3A Control FPGA Power Supplies




Capacitor Placement

(top side)




Capacitor Placement

(bottom side)




XC3S 1400A-4FG484C





- Bank 0 (3.3V): UI, 10MHz, LEDs, ...
- Bank 1 (3.3V): SPI Device Interfaces
- Bank 2 (3.3V): FTDI, AsAP #2, microSD, Fan Ctrl, ...
- Bank 3 (2.5V): uBlaze SDRAM

X2Y Capacitor Via Placement



Tantalum/O402 Via Placement






*** INPUTS ***

15-B4,15-C4,15-E5,19-D8,19-E2
FPGA_DDR_SDRAM_DATA[15:0]
15-B4,15-E5,19-B8,19-E2
FPGA_DDR_SDRAM_LDQS
15-C4,15-E5,19-B8,19-E2
FPGA_DDR_SDRAM_UDQS

*** OUTPUTS ***


DDR_SDRAM_DATA[15:0]
17-C4,17-D4,17-E1,19-D1,19-E7
DDR_SDRAM_LDQS
17-C4,17-E1,19-B1,19-E7
DDR_SDRAM_UDQS
17-C4,17-E1,19-B1,19-E7

DDR SDRAM Data Terminations



Data/DQS Termination Placement:

Place parallel terminations just beyond the SDRAM and FPGA.
Place the series terminations in between the Spartan 3A FPGA and SDRAM



UC Davis Confidential Copyright © 2008 VLSI Computation Lab




Title: DDR SDRAM DATA TERMINATIONS			
File: MEAS_MAIN_BOARD			
Created by: JEREMY W. WEBB		Date: 6-20-2008_16:40	
Modified by:		Date:	
PCB NO: 342	Size: D	Sheet 19 of 43	REV: 001

*** INPUTS ***

Temp Sensor Col. 1




Temp Sensor Col. 2




*** OUTPUTS ***







Temp Sensor Col. 1




Temp Sensor Col. 2



Digital Temperature Sensors





Temp sensors will be placed on a 2x3 Grid on the bottom side of the Clock Path board.



VLSI Computation LAB				
Title: DIGITAL TEMPERATURE SENSORS				
File: MEAS_MAIN_BOARD				
Created by: JEREMY W. WEBB			Date: 6-20-2008_16:40	
Modified by:			Date:	
PCB NO:	342	Size:	D	Sheet 20 of 43
			REV:	001


Data Path FPGA Digital Design





Spartan 3A: VCCO_2 = 3.3V, VCCAUX = 3.3V
Virtex 5 SX50T: VCCO_0 = 3.3V, VCCO_2 = 3.3V

See Xilinx UG192 for more information on the V5 System Monitor




**** OUTPUTS ****


SPI Configuration



JTAG Configuration



Data Path FPGA Control




MicroSD Interface




USB to RS-232



Trigger Output




FT245BL USB Interface



Custom Configuration



Logic Analyzer




Xilinx Virtex-5 SX50T Configuration


B Virtex-5 SX50T CCLK

NOTES:

FPGA_CCLK requires an end termination and is a 50 Ohm controlled impedance transmission line. The end termination must be placed near the Configuration PROM. FPGA_CCLK Stub Length from S3A to SPI Flash < 12.5 mm



C System Monitor Precision Reference




See pages 46-49 of Xilinx UG192 for PC Design Guidelines

D Virtex-5 SX50T FPGA Configuration Mode


CONFIG MODE	M2	M1	M0	DATA WIDTH	CCLK Direction
Master Serial	0	0	0	1 bit	Output
Master SPI	0	0	1	1 bit	Output
Master BPI-Up	0	1	0	8, 16 bits	Output
Master BPI-Down	0	1	1	8, 16 bits	Output
"Master SelectMAP"	1	0	0	8, 16 bits	Output
JTAG/Bndry Scan	1	0	1	1 bit	Input (TCK)
Slave SelectMAP	1	1	0	8, 16, 32 bits	Input
Slave Serial	1	1	1	1 bit	Input

For more information see Xilinx Virtex 5 Configuration Guide (UG191)



E Virtex-5 SX50T FPGA SPI Mode



FS2	FS1	FS0	HEX CMD CODE
0	0	0	0xFF
0	0	1	RCMD[7:0]
0	1	0	0x52
0	1	1	RESERVED
1	0	0	0x55
1	0	1	0x03
1	1	0	0xE8
1	1	1	0x0B




VLSI Computation LAB







Title:	XILINX VIRTEx-5 SX50T CONFIGURATION		
File:	MEAS_MAIN_BOARD		
Created by:	JEREMY W. WEBB	Date:	6-20-2008_16:40
Modified by:		Date:	
PCB NO:	342	Size:	E
Sheet	22	of	43
REV:	001		

Xilinx Virtex-5 SX50T I/O





Xilinx Virtex-5 SX50T I/O




Xilinx Virtex-5 SX50T MGT I/O and Power Inputs

Table 10-5: GTP_DUAL Power Supply Connections for a Completely Unused GTP_DUAL Column





Pin or Pin Pair	Connect To
MGTRXP/MGTRXN	GND
MGTXP/MGTXN	Floating, No connection
MGTREFCLKP/MGTREFCLKN	Floating, No connection
MGTTX	GND
MGTRX	GND
MGTAVTTRXC	Floating, No connection
MGTAVCCPLL	GND
MGTAVCC ⁽¹⁾	V _{CCINT} or GND

Notes:

1. If Boundary-Scan is part of the product verification, connect the analog supply voltage pin MGTAVCC of all GTP DUAL tiles directly without filtering to the V_{CCINT} pins of the device. If Boundary-Scan is *not* part of the product verification, connect MGTAVCC to GND.



Xilinx Virtex-5 SX50T Core, I/O, and Auxiliary Power Inputs




Capacitor Placement (bottom side)

Capacitor Placement (top side)



Capacitor Legend:

PWR	0402	X2Y / TANT
+ 1V		
+ 1.8V		
+ 2.5V		
+ 3.3V		

X2Y Capacitor Via Placement












Tantalum/O402 Via Placement




DDR2 SDRAM SODIMM - MT16HTF25664H – 2GB

256 Meg x 64-bits

Provides between 1.024 GS and 1.280 GS storage of sampled data.




B DDR2 Termination/Power Inputs





C DDR2 Termination Decoupling

Place DDR2 SDRAM termination Decoupling near SODIMM. One 0.1uF capacitor per 2 VDD pins.




D DDR2 Terminations




VLSI Computation LAB

Title:	DDR2 SDRAM SODIMM - MT16HTF25664H – 2GB		
File:	MEAS_MAIN_BOARD		
Created by:	JEREMY W. WEBB	Date:	6-20-2008_16:40
Modified by:		Date:	
PCB NO:	342	Size:	E
		Sheet	27 of 43
		REV:	001




QDR-II SRAM - Address, Data, Control

Samsung K7R323684C-EC250



A QDR-II SRAM Read/Write Data


All data, address, clocks must have equal length lines



B QDR-II SRAM Address





Use 0 Ohm Resistors in case we use Cypress CY7C1415AV18, Renesas R1Q3A3636ABG, or NEC uPD44325364F5-E40-EQ2-A


All data, address, clocks must have equal length lines




Title: QDR-II SRAM - ADDRESS, DATA, CONTROL			
File: MEAS_MAIN_BOARD			
Created by: JEREMY W. WEBB		Date: 6-20-2008_16:40	
Modified by:		Date:	
PCB NO: 342	Size: D	Sheet 28 of 43	REV: 001

Samsung K7R323684C-EC250


[illegible]




Xilinx Virtex-5 SX50T FPGA Peripherals




A PUSH-BUTTONs




B DEBUG LEDs




C USB Type-B Peripheral (Back-Up)




D USB-to-RS-232 Debug Interface




E 100MHz Digital Clock




F micro SD Card (2GB)





G LA HEADER



Spectrum Analyzer IF and Signal Source Block Diagrams




Spectrum Analyzer IF Estimated Performance




SPECTRUM ANALYZER IF

A 3dB Pad



Zi=Zo= 50 Ohms
A = -3 dB +/- 0.3 dB
NF = 3 dB +/- 0.3 dB


B LNA (+ 14 dBm)



IIP3 = 30 dBm
NF = 16 dB
A = +14 dB
+5V Analog: I = 190mA Max


C 1dB PAD

Zi=Zo= 50 Ohms
A = -1 dB +/- 0.3 dB
NF = 1 dB +/- 0.3 dB




D Anti-Alias Filter

7th order Chebyshev Lowpass Filter
fc = 140 MHz, BW = 120 MHz, and Ripple = 0.5 dB
A = -2.4 dB
NF = 2.4 dB




E 1dB PAD


Zi=Zo= 50 Ohms
A = -1 dB +/- 0.3 dB
NF = 1 dB +/- 0.3 dB




F Pre-Amplifier (+ 8 dBm)



A High-Speed DAC (16-bits, 1GS/s)




B Output Stage



C Anti-Image Filter

7th order Chebyshev Lowpass Filter
fc = 140 MHz, BW = 120 MHz, and Ripple = 0.5 dB
A = -2.4 dB
NF = 2.4 dB




D Amplifier

D Amplifier


+5V Analog: I = 100mA Max
 -5V Analog: I = 100mA Max

IIP3 = 20 dBm
 NF = 14 dB
 A = +14 dB




3dB PAD


Zi= Zo= 50 Ohms
A = -3 dB +/- 0.3 dB
NF = 3 dB +/- 0.3 dB




Signal Source
Output




G DAC5682 Decoupling





H OPA695 Decoupling





Trigger Input/Output and Auxiliary Input



Title:	TRIGGER INPUT/OUTPUT AND AUXILIARY INPUT		
File:	MEAS_MAIN_BOARD		
Created by:	JEREMY W. WEBB	Date:	6-20-2008_16:40
Modified by:		Date:	
PCB NO:	342	Size:	E
Sheet	35	of	43
REV:	001		

5

AsAP 1 Data Output

23-C3-23-D3-36-C4-30-E1

PGPA_ASAP1_REQ_OUT

AsAP 1 Data Input

23-C3-23-D3-23-E3-36-D3
23-C3-23-D3-36-D3-30-E1
23-C3-23-D3-37-C3-37-D1
23-C3-23-D3-36-D3-30-E1
23-B5-23-56-56-56-36-37
37-D2-37-D1-37-D2

PGPA_ASAP1_DATA_IN115-01
PGPA_ASAP1_CLK_IN
PGPA_ASAP1_VLD_IN

AsAP 1 Config Input

15-B5-15-D3-36-D1-36-E1
15-B5-15-D3-36-D1-36-E1
15-B5-15-D3-36-C1-36-E1
15-B5-15-D3-36-C1-36-E1
15-B5-15-D3-36-D2-36-E1
15-B5-15-D3-36-C2-36-E1
15-B5-15-D3-36-C2-36-E1
15-B5-15-D3-36-B5-36-E1

PGPA_ASAP1_RESET_COLD
PGPA_ASAP1_CFG_CLK
PGPA_ASAP1_CFG_VMHD
PGPA_ASAP1_SPI_CLK
PGPA_ASAP1_SPI_CS_N
PGPA_ASAP1_SPI_LOAD
PGPA_ASAP1_MOSI
PGPA_ASAP1_RST_CTLCK

*** OUTPUTS ***

sAP 1 Data Output

FPGA_ASAP1_DATA_OUT[15:0] → 23-D3, 23-E1, 36-D4, 36-E5

FPGA_ASAP1_CLK_OUT → 23-D3, 23-E1, 36-D4, 36-E5

FPGA_ASAP1_VLD_OUT → 23-D3, 23-E1, 36-C4, 36-E5





sAP 1 Data Input

FPGA_ASAP1_REQ_IN → 23-D3, 23-E1, 36-C3, 36-E5

sAP 1 Config Output

FPGA_ASAP1_MISO → 15-C1, 15-D3, 36-C2, 36-E5

D AsAP Analog and Miscellaneous I/O



E

D


C




A




UC Davis Confidential Copyright © 2008 VLSI Computation Lab




AsAPv2 # 1 Power Supply Decoupling




Capacitor Placement
(top side)




Capacitor Placement
(bottom side)



X2Y Capacitor Via Placement



Tantalum/O402 Via Placement



AsAPv2 #2 Data In/Out, Config, Analog, Test

** INPUTS **

AsAP 2 Data Output

FPGA_ASAP2_REQ_OUT

AsAP 2 Data Input

FPGA_ASAP2_DATA_IN[15:0]

FPGA_ASAP2_CLK_IN

FPGA_ASAP2_VLD_IN

AsAP 2 Config Input

FPGA_ASAP2_RESET_COLD

FPGA_ASAP2_CFG_CLK

FPGA_ASAP2_CFG_VALID

FPGA_ASAP2_SPI_CLK

FPGA_ASAP2_SPI_CSN

FPGA_ASAP2_SPI_LOAD

FPGA_ASAP2_MOSI

FPGA_ASAP2_RST_CNTRCLK

** OUTPUTS **

AsAP 2 Data Output

FPGA_ASAP2_DATA_OUT[15:0]

FPGA_ASAP2_CLK_OUT

FPGA_ASAP2_VLD_OUT


AsAP 2 Data Input

FPGA_ASAP2_REQ_IN

AsAP 2 Config Output

FPGA_ASAP2_MISO

A AsAP Config Level Translate




B AsAP Main Data Input and Output




C AsAP Configuration and Test Port

Place 30.1 Ohm Series Resistor on AsAP SPI_MISO near AsAP IC.

Place 30.1 Ohm Series Resistors on all other SPI, CFG, and Reset Cold signals near FPGA Outputs



D AsAP Analog and Miscellaneous I/O



VLSI Computation LAB

Title: ASAPV2 #2 DATA IN/OUT, CONFIG, ANALOG, TEST

File: MEAS_MAIN_BOARD

Created by: JEREMY W. WEBB

Date: 6-20-2008_16:40

Modified by:

Date:

PCB NO: 342

Size: E

Sheet 40 of 43

REV: 001

E

D

C



A



A


B

C


D

E


AsAPv2 #2 Power Supply Inputs




AsAPv2 #2 Power Supply Decoupling




Capacitor Placement
(top side)



Capacitor Placement
(bottom side)



X2Y Capacitor Via Placement



Tantalum/O402 Via Placement

